

0 638 867 A2

(12)

FUROPEAN PATENT APPLICATION

(21) Application number: 94112550.2

(f) Int. Cl.5: G06F 15/16

2 Date of filing: 11.08.94

@ Priority: 12.08.93 US 106465

② Date of publication of application: 15.02.95 Bulletin 95/07


Designated Contracting States:
 BE DE ES FR GB IT NL SE

7) Applicant: Hughes Alrcraft Company 7200 Hughes Terrace P.O. Box 45066 Los Angeles, California 90045-0066 (US) Inventor: Shams, Soheil
 1706 Clark Lane, Nr. B
 Redondo Beach, CA 90278 (US)
 Inventor: Shu, David B.
 8748 Hanna Avenue
 Canoga Park, CA 91304 (US)

 Representative: Witte, Alexander, Dr.-Ing. et al Witte, Weller, Gahlert & Otten Patentanwäller Rotebühlstrasse 121 D-70178 Stuttgart (DE)

Dynamically reconfigurable interprocessor communication network for SIMD multi-processors and apparatus implementing same.

(f) In a SIMD architecture having a two-dimensional array of processing elements (10), where a controller broadcasts instructions to all processing elements (10) In the array, a dynamically reconfigurable switching means (14) useful to connect four of the processing elements (10) in the array into a group in accordance with either the broadcast instruction of the controller or a special communication instruction held in one processing element (10) of the group is provided. The switch (14) includes at least one data line (54) connected to each processing element (10) in the group. A multiplexer is connected to each data line (54) and to the controller and to a configuration register. It is adapted to load the special communication instruction from the one processing element (10) in the group into a configuration register and to operate in accord with either the broadcast instruction from the controller or the contents of the configuration register to select one of the four data lines (54) as a source of data and applying the data therefrom to a source output port. A demultiplexer is connected to each data line (54) and to the controller and to said configuration register, and to the source output port of the multiplexer means, and adapted to operate in accord with either the broadcast instruction from the controller or the contents of the configuration register to select one of the four data lines (54) as a source of data and applying the data therefrom to a selected data line (54). The switch (14) also acts to connect processing elements (10) that cross chip partitions forming the processor array. Up to four such switches (14) can be used to connect a group of four processing elements (10).



ED 0 638 867 A2

BACKGROUND OF THE INVENTION

1 Field of the Invention

This invention relates in general to computer architectures, and, more particularly, to a dynamically reconfigurable switching means useful in connecting processing elements in processor arrays in SIMD multi-processor architectures.

2. Description of the Related Art

In processing arrays of processing elements found in SIMD multi-processor architectures, interprocessor communications connecting the eligit nearest neighboring processing elements through four links per each processing elements through four links per each processing element (PE) have been implemented in the X-net switch used in a commercially available machine (MesPar's MP-1), and in a university developed machine (BLITZEN at the University of North Carolina). However, none of these designs exhibit an ability for the dynamic reconfigurability of their switching units as Is found in the present invention.

In the Illorature, reconfigurable nearest neighbor communications in processing arrays have been described at a very high level in S.J.Tomboulian, A System for Pouting Arbitrary Communication Graphs on SIMD Arbitractures, Ph.D. Dissertation, Duke University, 1986. However, this description is given in a general and abstract teathor with no implementation details.

SUMMARY OF THE INVENTION

This Invention describes a dynamically reconfigurable interprocessor communication network for dynamically controlling data flow between processing elements in processor arrays found in parallel Single Instruction stream Multiple Data stream (SIMD) computer architectures. Central to this invention is the design of a Dynamically Reconfigurable Switch (DRS) used to transfer data between neighboring processing Elements (PE) in a processing array. A number of important and novel architectural features are attained through the use of the present invention. These include: requiring a minimal number of interprocessor connections per PE and allowing for local communication autonomy at the level of each PE. The former is important from a physical implementation point of view, and the later is significant for adding a new dimension of flexibility to existing SIMD architectures.

Dynamic reconfigurability of the processing elements in the processing array is achieved by associating with each PE a distinct DRS embodying the present invention. The configuration of the DRS, i.e., switch settings required to pass data

from an input port to an output port, can be either set by the instructions received by all PEs (troadcast instructions) from the controller, or be independently set to a value stored locally in each PE's memory area. Special consideration has been made with respect to cascading issues arising when data is communicated with PEs forming the processing array located in different physical chips forming partitions of the processor array.

At least two primary features of this invention set it apart from other more conventional interprocessor communication schemes.

First, the design of the present invention is very efficient in using interprocessor communication links by exploiting certain communication constraints. In this design, only four bidirectional conrections are required per PE to Implement direct eight nearest neighbor communications. Furthermore, only a single bidirectional wire per data path bit is required to communicate between corresponding switches in neighboring chips or across partition boundaries. Consequently, the number of pins required for interprocessor communication across chip boundaries is reduced, allowing for more PEs to be implemented on a qiven chip.

The second significant feature of this design is the added communication flexibility achieved from dynamic reconfigurability of the DRS during processing. Typically, in SIMD parallel processing architectures, data movement between PEs is accomplished in a homogeneous fashion, see Figures 5A and 5B. A pre-selected direction, e.g., North, East, South, West, etc., is supplied with each communication instruction. Through use of the DRS design of the present invention, each PE can independently set a specific direction for transfer of data to, or from, its neighboring PEs. This ability to dynamically reconfigure and direct data flow during processing allows for construction of complex computational paths which better match a specific algorithm. See Figures 6A and 6B. For example, a number of mapping methods have been developed to efficiently take advantage of this dynamic reconfigurability of data flow through a processing array for efficiently processing neural network algorithms. Similar dynamic mapping methods can potentially be generalized to address problems in other fields.

In general, therefore, the present invention is found to be embodied in a SIMD architecture having a two dimensional array of processing elements, where a controller broadcasts instructions to all processing elements in the array, a dynamically reconfigurable switching means useful to connect four of the processing elements in the array into a group in accordance with either the broadcast instruction of the controller or a special communication instruction held in one processing element of the corruler and would include at least one dataline

being at least one bit wide, connected to each processing element in the group. A multiplexer unit is connected to each data line, the controller and to a configuration register. It is adapted to load the special communication instruction from the one processing element in the group into a configuration register and to operate in accord with either the broadcast instruction from the controller or the contents of the configuration register to select one of the four data lines as a source of data and applying the data therefrom to a source output port. Similarly, a demultiplexer unit is connected to each data line, the controller and to the configuration register, as well as to the source output port of the multiplexer unit. The demultiplexer is adapted to operate in accord with either the broadcast instruction from the controller or the contents of the configuration register to select one of the four data lines and applying the data from the source output port of the multiplexer unit thereto.

3

The present invention is also embodied in a SIMD architecture having a two dimensional array of processing elements, with multiple chips containing the processing elements of the array, where a controller broadcasts instructions to all processing elements in the array, a dynamically reconfigurable switching means useful to connect four of the processing elements in the array into a group which may cross chip boundaries to form partitions with each partition associated with one chip, to direct data movement dynamically between selected processing elements of the group in accordance with either the broadcast instruction of the controller or a special communication instruction held in one processing element of the group. In this partitioned situation, the switch would include, in each partition, at least one dataline connected to each processing element in the group in the partition. A multiplexer unit is connected to each data line, the controller and to a configuration register. It is adapted to load the special communication instruction from the one processing element in the group into a configuration register and to operate in accord with either the broadcast instruction from the controller or the contents of the configuration register to select one of the four data lines as a source of data and applying the data therefrom to a source output port. A demultiplexer unit is connected to each data line, the controller, the configuration register, and to the source output port of the multiplexer unit. The demultiplexer is adapted to operate in accord with either the broadcast instruction from the controller or the contents of the configuration register to select one of the four data lines and applying the data from the source output port of the multiplexer thereto. A dataline connects each multiplexer in one partition to the demultiplexer in the same partition, and a crossing dataline connects each multiplexer in one partition to the demultiplexer in each other partition.

The demultiplexer unit can also be adapted to operate in accord with either the broadcast instruction from the controller or the contents of the configuration register to apply the data from the source output port of the multiplexer means to at least two of the data lines.

In the partitioned situation, the dataline connecting each multiplexer unit in one partition to the demultiplexer unit in the same partition and the crossing dataline connecting each multiplexer in one partition to the demultiplexer in each other partition may be a single dataline.

Likewise, in both the partitioned and non-partitioned situations described above, the present invention is also embodied in a dynamically reconfigurable switching means that further includes between one and four of such switches in a configuration as shown in Figure 2A. The processing element has at least one input and one output register associated with its input/output data lines. Thus, in a given configuration using for example two switches per group, two simultaneous data transfers can be implemented from any pair of processing elements in the group, to any other pair of processing elements in the same group. For this embodiment, each switch in the group has its own dedicated configuration register which can be loaded by any of the processing elements in its group.

The description of the Invention presented is intended as a general guideline for the design of the Invention into a specific implementation. Therefore, implementation specific details of the design are left to be determined based on the Implementation technology and the allotted cost of the final product. In particular, the novel features of construction and operation of the Invention will be more clearly apparent during the course of the following description, reference being had to the accompanying drawings wherein has been illustrated a preferred form of the device of the invention and wherein like characters of reference designate like parts throughout the drawings.

BRIEF DESCRIPTION OF THE FIGURES

FIG. 1 is an idealized block schematic diagram illustrating the top level design of a computer architecture embodying the present invention; FIG. 2 is an idealized block schematic diagram illustrating a single processor and its associated DRS interprocessor communication switches; FIG. 2A is an idealized block schematic diagram illustrating a connection scheme for four processors and associated four DRS interprocessor communication switches in an alternate configuration than that of FIG. 2:

FIG. 3 is an idealized block schematic diagram illustrating a reconfigurable interprocessor communication switch:

FIG 4 is an idealized block schematic diagram illustrating the top level design of a processing element;

FIG. 5A is an idealized block schematic diagram illustrating homogeneous data movement between processing elements using the bypass mode of a processing array incorporating the present invention in a shift East;

FIG. 5B is an idealized block schematic diagram illustrating homogeneous data movement between processing elements using the bypass mode of a processing array incorporating the present invention in a shift South;

FIG. 6A is an Idealized block schematic diagram illustrating inhomogeneous data movement between processing elements using different values in the Conf_Reg of the present invention to implement a one dimensional ring structure on the processor array:

FIG. 8B is an idealized block schematic diagram liustrating inhomogeneous data movement between processing elements using different values in the Corf. Fleg of the present invention to implement arbitrary complex flow patterns on the processor array with the numbers above the linking arrows indicating the communication cycle corresponding to the specific data movement;

FIG. 7 is an idealized block schematic diagram illustrating a single dynamically reconfigurable switch embodying the present invention and its associated processing elements in the processor array:

FIG. 8 is an idealized block schematic diagram illustrating a single dynamically reconfigurable switch embodying the present invention and its associated processing elements in the processor array with East-West interprocessor communications between neighboring processing elements across chip boundaries:

FIG. 9 is an idealized block schematic diagram litustrating a single dynamically reconfigurable witch embodying the present invention and its associated processing elements in the process or array with North-South and East-West interprocessor communications between neighboring processing elements across chip boundaries;

FIG. 10 is an idealized block schematic diagram illustrating a single dynamically reconfigured with the mbodying the present invention and its associated processing elements in the processor array with North-South and East-West interprocessor communications between neighboring processing elements across oftp comers; and,

FIG. 11 is an idealized block schematic diagram illustrating the interconnection of four chips containing processing elements in the processing array utilizing dynamically reconfigurable switchse embodying the present invention and interprocessor communications between neighboring processing elements across chip boundaries.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

With reference being made to the Figures, a preferred embodiment of the present invention is found in a computer architecture that can roughly be classified as a Single instruction stream Multiple Data streams (SIMD) medium or fine grain partial computer. The top level architecture of such an embodiment is depicted in Figure 1 where each Processing Element 10 is arranged on a two dimensional lattice 12 and is connected to leight of its closest neighbors through four programmable switches 14.

The architecture is most easily discussed in three major units: the host computer 16, the conroller 18, and the Processor Array 20. Its memory can be accessed by the host computer 18 through the use of high speed Direct Memory Access (DMA) channel. The host computer 18 needs only to specify the memory location of the data block to be accessed in the memory space and the number of words to be transferred.

The DMA controller 19 can transfer the data without using any additional cycles from the host computer 16. This feature permits simple programming interface between the host 18 and the coprocessor. The host computer 16 is primarily used for properly formatting the input data, long term storage of data, and as a visual interface between the user and the invention

between the user and the invention.

The controller unit 18 interfaces to both the host computer 16 and to the Processor Array 20. The controller 16 contains a microprogram memory area 22 that can be accessed by the host 16. High evel programs can be written and compiled on the host 16 and the generated control information can be down loaded from the host 16 to the microprogram memory 23 of the controller 18. The controller 18 broadcasts an instruction and a memory address to the Processor Array 20 during each processing cycle. The processors 10 in the Processor Array 20 perform operations received from the controller 18 based on a mask flag available in each Processing Element 10.

The Processor Array unit 20 contains all the processing elements 10 and the supporting inter-connection switches 14. Each Processing Element 10 in the Processor Array 20 has direct access to its local column of memory within the architecture's

memory space 22. Due to this distributed memory organization, memory conflicts are eliminated which consequently simplifies both the hardware and the software designs.

In this architecture, the Processing Element 10 makes up the computational engine of the system. As mentioned above, the processing Elements 10 are part of the Processor Array 20 subsystem and all receive the same instruction stream, but perform the required operations on their own local data stream. Each processing Element 10 is comprised of a number of Functional Units 24, a small register file 26, interprocessor communication ports 28, and a mask flag 30 as illustrated in FIG. 4.

The functional units 24 in each Processing Element 10 include an adder, multiplier, shift/logic unit. Depending on the specific implementation, additional functional units 24 can be added to the design. Similar to many RISC type processors, each Processing Element 10 has an internal data hus 32 to transfer data between various units. For example, data could move from a register in the register file 26 to one of the operand registers of the adder unit, or data can be transferred from the output register of the multiplier to the I/O output port 28. A mask bit is used to enable/disable the functional units 24 from performing the operation instructed by the controller 18.

Each Processing Element 10 communicates with its neighbors through the I/O ports 28. Only one input and one output port 28 is required in each Processing Element 10 since during each systolic cycle only a single data value is received and transmitted by a Processing Element 10. In configurations utilizing more than one switch, such as the one shown in FIG. 2A, multiple Input/Output ports can be used for simultaneous data transfer between members of a group. The output of each of the I/O registers is connected to the four switches 14 surrounding each Processing Element 10. The selection of the destination Processing Element 10 for an outgoing data value and the source Processing Element 10 for an incoming data value is made by the specific switch settings of the switches 14.

Each processor 10 in the architecture has read/write access to its own local memory area 38 as shown in FIG. 4. The memory can be kept off chip in order to allow for simple memory expansion. During each processing cycle, the memory location associated with each instruction is broadcasted by the controller 18 unit to all the Processing Elements 10. In this fashion, all the processors 10 can access a single plane of memory at each time step. The memory access speed is matched with the computation rate of each processor 10 so that each memory access can be completely overlapped with computation. This feature allows for

efficient systolic processing.

Each word in the Processing Element's local memory area 38 is preferably comprised of two distinct fields 40, 42. The first 40 is the data field used to store and retrieve the actual data associated with the computation, such as neuron activation values, synaptic weight values, etc.. The second field 42 holds three bits which indicate the switch setting for the switch 14 associated with each Processing Element 10. The three configuration bits can be decoded to select one of the eight configurations shown in FIG. 7. These switch setting values are determined prior to the start of computation and are preloaded by the host 16. A new switch setting value can be read during each instruction cycle.

Nearest neighbor communications in the Processor Array 20 are performed through dynamically reconfigurable switches 14 connecting one Processing Element 10 to three of its eight nearest neighbors. There are four switches 14 connected to each Processing Element 10, see Figure 2.

An alternate configuration for nearest neighbor communications in the Processor Array 20 is shown in Figure 2A where up to four dynamically reconfigurable switches 14 are used in each group of four processing elements. In this configuration, in both the partitioned and non-partitioned situations described above, each processing element 10 has at least one input and one output register associated with its input/output data lines. Thus, in a given configuration using for example two switches per group, two simultaneous data transfers can be implemented from any pair of processing elements in the group, to any other pair of processing elements in the same group. For this embodiment, each switch in the group has its own dedicated configuration register which can be loaded by any of the processing elements in its group.

Referring once again to the configuration in Figure 2, dynamically reconfigurable switch 14 allows for communication between four nearestneighbor Processing Elements 10 while only requiring at least one I/O connection 54 to each Processing Element 10. The communication bandwidth between adjacent Processing Elements 10 are kept equal to the memory access bandwidth to assure efficient systolic processing. One unique feature of the present architecture is to allow each switch 14 in the interconnection network to be distinctly configured.

The switch settings are stored in the local memory 38 of each switch 14 and can be accessed at the beginning of each processing cycle. The switch memory address is supplied by the controller 18 at each cycle. This design allows for a dynamically changing flow pattern of data through the processing array 20. In other two-dimensional connected parallel SIMD architectures, all the Processing Elements 10 perform the same communication operation. In other words, the instruction word broadcasted by the controller 18 specifies which direction the data is to be moved in the processing array 20, e.g., North to South, East to West, West to South, etc. In the presently described architecture, on the other hand, one Processing Element 10 can receive data from its North Neighbor while another is receiving data from its West Neighbor, depending on the local switch settings. An example implementation of this switch 14 is shown in Figure 3 using a multiplexer 48 and demultiplexer 50 to select one of four inputs and route the data to one of four outputs 54. This flexibility in interprocessor communication is essential in efficiently implementing neural networks with sparse or block structured interconnections.

A discussion of the operation of this invention in an architectural implementation of nearest neighbor communications in an array grid of Processing Flaments (PEs) is now olven.

The interprocessor communications between processing elements in the processing array are performed through Dynamically Reconfigurable Switches (DRS) connecting one Processing Element to three of its eight nearest neighbors. There are four Processing Elements connected to each DRS cell.

A configuration register within the DRS controls the selection of source and destination ports for the data flowing through the switch. The content of this configuration register can be set by only one of the processing elements connected to the switch, e.g., the upper left Processing Element of the DRS. Due to the extra overhead associated with loading new configuration values into the configuration register, a by-pass mode may be implemented so that the data movement direction is supplied by the specific communication instruction. When using the bypass mode, data movement in the processor array is homogeneous, like that of conventional SIMD parallel processors. In this mode the instruction specifies the direction of data movement for all the Processing Elements in the system. See Figures 5A and 5B.

On the other hand, by using the configuration register, inhomogeneous communication patterns can be formed on the processing array. A unique feature of this invention is to allow each switch in the interconnection network to be distinctly configured. The configuration register can be configured once at the start of processing to implement a specific communication pattern, such as constructing a one dimensional computational ring on the array as shown in Figure 6A without over changing during the computation. On the other hand, it can be dynamically reconfigured to form complex flow

patterns on the processing array for each communication step as shown in Figure 6B.

The 3-bit Conf Reg specifies one of eight directions the data is to be moved, e.g., South to North, East to West, West to South (see Figure 7). For a given configuration mode, a multiplexer and demultiplexer are used to select one of four inputs and route the data to one of four outputs as listed in Figure 7. Associated with each Conf Reg there are additional decoding hardware used to generate the appropriate control signals. For the sake of clarity, these details have been omitted in all the drawings. Each PE is identified in all drawings by its row and column coordinate (r.c.). For example, PF 1.1 represents PE located at row one and column one in the processor Array (PA). The DRS hus width is not explicitly defined and can vary from 1 to m bits.

If the required Processor Array is larger than a single chip (e.g., each chip contains n x n PEs). then the DRS cells of the PEs located at the chip boundaries need to be partitioned among multiple chips. An example partition of this switch is shown in Figure 8. A single bidirectional wire per bus bit is used to connect neighboring PEs in the west side to corresponding neighbors in the east side. In addition to r.c. coordinates within a chlp, each PE is identified by its chip number. For example, PE C3 1.n represents PE located on row 1 and column n in chip 3. Similarly, PE C3 1.n out and PE C3 1.n in represent output channel and input channel respectively, of this PE. Since the switch shown is controlled by PE C3_1.n on the west side, the configuration information needs to be transmitted across the chip boundary to the East half of the switch before the data communication channel can be established. Therefore, two Conf_Reg are required, one for the West half and one for the East half. The extra copy of the Conf Reg on the East half is needed to prevent both West-side Mux and East-side mux from driving the same bus simultaneously.

There is one wire per data bus width connecting the West side of chip 3 pin #1 (i.e., C3 E1) to the East side of chip 4 pin #1 (i.e., C4 W1). The data channel and configuration channel share this same bus wire connecting two neighboring chips; the instruction to load the Conf Reg will preconfigure the west-half of the switch cell to select PE C3_1.n_out so that the extra copy of Conf Reg on the east half of the switch can be initialized. For a bus width of 1 bit, this instruction takes four cycles to execute, i.e., one cycle to read the configuration mode from the memory of PE C3_1.n into the Conf_Reg of the west-half of the DRS and 3 cycles to load this information into Conf Reg of the East-half of the DRS. This could be a large overhead for those operations which do not require each switch in the interconnection network to be distinctly configured. Therefore, the switch cell will be allowed to bypass the Conf Reg and take the configuration mode information directly from the instruction field, as explained earlier. Figure 9 shows North-South partition of the DRS. There is one wire connecting the South side of chip 2 pin #1 (i.e., C2_S1) to the North side of chip 4 pin #1 (i.e., C4_N1). The procedure for loading the configuration value into the North-south halves of the DRS is similar to the one described for the West-East direction.

11

Figure 10 shows corner partition of the DRS, which spreads over four adjacent corners of four chlos. There is one copy of Conf Reg on each corner of the switch. The load Conf Reg instruction will pre-configure the upper-left corner DRS cell to select PE C1 n.n out, so that all three extra copies of Conf Reg on each corner of the switch can be initialized. There is one wire connecting the South side of chip 1 pin #n (i.e., C1 Sn) to the North side of chip 3 pin #n (i.e., C2 Wn). One extra wire connects the south side of chip 2 pin #0 (i.e., C2_S0) to the north side of chip 4 pin #0 (i.e., C4 N0) so that chip 1 and chip 4 can have diagonal connection between them. Therefore, there are (n+1) wires (i.e., S0_N0 to Sn Nn) in the North-South direction vs. n wires (i.e., E1 W1 to En_Wn) in the East-West direction to support diagonal connections. This fact is dictated by the corner partition of the switch. In other words, refer to both Figure 9 and Figure 11, it is obvious that pins C2_S1 to C2_Sn are assigned to PE C2_n.1 to PE C2_n.n in chip 2, while pin C2_S0 in chip 2 is assigned to PE C1 n.n located at chip 1 to support its diagonal connection to chip 4, as shown in Figure 10.

Up to four switches containing a multiplexer, demultiplexer, and a configuration register groupings can be used at each switching point in the interconnection network. When four such switches are used, an electronic crossbar communications switch is formed between the four processing elements in the group, allowing for simultaneous communications between all four processing elements

The invention described above is, of course, susceptible to many variations, modifications and changes, all of which are within the skill of the art. It should be understood that all such variations. modifications and changes are within the spirit and scope of the invention and of the appended claims. Similarly, it will be understood that Applicant intends to cover and claim all changes, modifications and variations of the example of the preferred embodiment of the invention herein disclosed for the purpose of illustration which do not constitute departures from the spirit and scope of the present invention

Claims

- 1. A dynamically reconfigurable switching means (14) in a SIMD architecture having a two dimensional array (20) of processing elements (10), where a controller (18) broadcasts instructions to all processing elements (10) in the array (20), the switch (14) being useful to connect four of the processing elements (10) in the array (20) into a group in accordance with either the broadcast instruction of the controller (18) or a special communication instruction held in one processing element (10) of the group, the switch (14) comprising:
 - at least one data line (54) connected to each of the processing elements (10) in the
 - a multiplexer means (48) connected to each data line (54) and to the controller (18) and to a configuration register, adapted to load the special communication instruction from the one processing element (10) in the group into a configuration register and to operate in accord with either the broadcast instruction from the controller (18) or the contents of the configuration register to select one of the four data lines (54) as a source of data and applying the data therefrom to a source output port;
 - a demultiplexer means (50) connected to each data line (54) and to the controller (18) and to said configuration register, and to the source output port of the multiplexer means (48), and adapted to operate in accord with either the broadcast instruction from the controller (18) or the contents of the configuration register to select one of the four data lines (54) and applying the data from the source output port of the multiplexer means (48) thereto.
- 2. The dynamically reconfigurable switching means of claim 1 further characterized by at least one multiple bit width data line connected to a corresponding processing element (10), said processing element (10) having at least one input/output register (28) and at least one configuration register associated with selected bits of said at least one multiple bit width data
- 3. The dynamically reconfigurable switching means of claim 1 or claim 2, characterized by at least one copy of the switch (14) including said multiplexer means (48), said demultiplexer means (50) and said configuration register between each group of four processing elements (10).

- 4. The dynamically reconfigurable switching means of any of claims 1 -3, further characterized by no more than four copies of the switch (14) including said multiplexer means (46), said demultiplexer means (60) and said configuration register between each group of four processing elements (10).
- 5. The dynamically reconfigurable switching means of any of claims 1 4, characterized in that said demultiplexer means (50) is further adapted to operate in accord with either the broadcast instruction from the controller (18) or the contents of the configuration register to apply the data from the source output of the multiplexer means (46) to at least two of the data lines (54) in the group of four data lines (54) in the group of four data lines (54) in the group of four data.
- 6. A dynamically reconfigurable switching means in a SIMD architecture having a two dimensional array (20) of processing elements (10), with multiple chips containing the processing elements (10) of the array (20), where a controller (18) broadcasts instructions to all processing elements (10) in the array (20), the switch being useful to connect four of the processing elements (10) in the array (20) into a group which may cross chip boundaries to form partitions with each partition associated with one chip, to direct data movement dynamically between selected processing elements (10) of the group in accordance with either the broadcast instruction of the controller (18) or a special communication instruction held in one processing element (10) of the group, the switch (14) comprising in each partition:

at least one data line (54) connected to each processing element (10) in the group in the partition:


a multiplexer means (48) connected to each data line (54) and to the controller (18) and to a configuration register, adapted to load the special communication instruction from one processing element (10) in the group into a configuration register and to operate in accord with either the broadcast instruction from the controller (18) or the contents of the configuration register to select one or none of the data lines (34) in the partition as a source of data and applying the data therefrom to a source output port.

a demultiplexer means (50) connected to each data line (54) and to the controller (18) and to said configuration register, and to the source output port of the multiplexer means (48), and adapted to operate in accord with either the broadcast instruction from the controller (18) or the contents of the configuration register to apply the data from the source output port of the multiplexer means (48) to a selected one or none of the data lines (54) in the partition; and,

a data line (54) connecting each multiplexer (48) in one partition to the demultiplexer (50) in the same partition, and a crossing data line (54) connecting each multiplexer (48) in one partition to the demultiplexer (50) in each other partition.

- 7. The dynamically reconfigurable switching means of claim 6, characterized in that said data line (54) connecting each multiplexer means (48) in one partition to the demultiplexer means (50) in the same partition and said crossing data line (54) connecting each multiplexer (48) in one partition to the demultiplexer (50) in each other partition is a single data line (54).
- 8. The dynamically reconfigurable switching means of claim 6 or claim 7, characterized by at least one multiple bit width data line connected to a corresponding processing element (10), said processing element (10) having at least one input/output register (28) and at least one configuration register associated with selected bits of said a least one multiple bit width data line.
- 9. The dynamically reconfigurable switching means of any of claims 6 - 8, characterized in that said idemultiplexer means (30) is further adapted to operate in accord with either the broadcast instruction from the controller (18) or the contents of the configuration register to apply the data from the source output port of the multiplexer means (48) to at least two of the data lines (54) in the partition.
- 10. The dynamically reconfigurable switching means of any of claims 6 - 9, characterized by at least one copy of the switch (14) including said multiplexer means (48), said demultiplexer means (50) and said configuration register between each group of four processing elements (10).
- 11. The dynamically reconfigurable switching means of any of claims 6 - 10, characterized by no more than four copies of the switch (14) including said multiplexer means (49), said demultiplexer means (60) and said configuration register between each group of four processine elements (10).

- 12. The dynamically reconfigurable switching means of any of claims 6 11, characterized in that said multiplexer means (50) is further adopted to load the special communication instruction from one processing unleration in the group into a configuration register and to operate in accord with either the broadcast instruction from the controller (18) or the contents of the configuration register to select one or none of the data lines (54) in the partition as a source of data and applying the data therefrom to a source output port selected in one of the partitions.
- 13. The dynamically reconfigurable switching means of any of claims 6 12, characterized in that said demultiplexer means (50) is further adapted to operate in accord with either the broadcast instruction from the controller (18) or the contents of the configuration register to select only one source output port from althe peritions and to apply the data from the selected source output port on a selected one or none of the data lines (54) in its partition.






FIG. 2.




FIG. 3.





FIG. 2A.






FIG. 5.








FIG. 6.









1. PE n-1 1.n 2. PE n-1 2.n	n-1. n-1.n n.l PE n.l n.n Sn-1 Sn	N n-1 N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n N n	n-1. n-1.n n.l PE n-1 n.n
CHIP 2 nxn PEs	1	CHIP 4 nxn PEs	
PE PE 1.2 1.2 2.2 2.1 2.2 1.2 2.2 1.2 2.2	n-1.1 n-1.2 PE PE n.1 n.2 S1 S2	N 1 N 2 N 2 N 2 N 2 N 3 N 3 N 3 N 3 N 3 N 3	n-1.1 n-1.2 PE PE n.1 n.2
E W 2	En-1 Wn-1 En-1 Wn-1 Sn S0	N	En-1 Wn-1
1. PE 2. PE n-1 2.n	n-l. n-l.n n-l n-l.n n. PE n-l n.n	Nn-1 1 1 1 2 2 P 1 1 2 2 P 1 1 2 2 P 1 2 2 P 1 2 2 P 1 2 2 P 1 2 2 P 1 2 2 P 1 2 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 2 P 1 P 1	n-l. n-l.n n. PE n-l n.n
CHIP 1 nxn PEs	i i i	CHIP 3 nxn PEs	1
PE PE 1.1 1.2 PE 2.1 2.2	n-1.1 n-1.2 PE PE n.1 n.2 SO SI S2	NO PE PE 12 12 12 12 12 12 12 12 12 12 12 12 12	n-1.1 n-1.2 PE PE n,1 n,2

FIG. 11.